English
Hardware Root of Trust IP Cores to Create, Wrap and Manage Keys
You are here:
I2C Master Controller
The ntI2C_M is an I2C-bus multi-master interface controller and provides a cost-effective solution for a wide range of applications that require a low-cost serial communication channel. It provides a serial interface be-tween a device and an I2C-bus, where an external host processor is controlling the device via the I2C-bus and the I2C master interface unit. The I2C-bus communication protocol is ideal for applications where low power consumption and noise tolerance is of crucial impor-tance as well as in cases where low device interconnection overhead is strongly required. These features render the I2C-bus an ideal solu-tion for portable systems and battery-powered applications. The I2C standard is a multi-master bus that handles collision detection and arbitration thus preventing data corruption if two or more masters attempt to control the bus simultaneously. Practically the I2C-bus interface is a parallel to serial and serial to parallel converter. The serial data received from I2C-bus is converted to parallel for the CPU device. The parallel data received from the CPU or any other target device is converted to serial form for transmission on the I2C-bus. The ntI2C_M core is available in VHDL and is synthesizable to any FPGA or ASIC technology. The core can be easily customized for spe-cific customer needs and is provided with test-benches and full documentation.
Features
- Supports 3 transmission speeds (100 kbps, 400 kbps, 3.5 Mbps).
- Programmable clock frequency.
- Programmable acknowledge bit.
- RAM data packet buffer included with parameterized length.
- Interrupt driven data transfers.
- Supports clock stretching and wait state generation.
- Start-bit, Stop-bit, Repeated start-bit and acknowl-edge-bit
- generation.
- Multi-master operation.
- 8051 microprocessor I/F supported.
- Fully synchronous design, using single clock.
- Silicon proven in ASIC and FPGA technologies for a variety of
- applications.
Deliverables
- Fully commented synthesizable VHDL or Verilog source code or FPGA netlist.
- VHDL or Verilog test benches and example configura-tion files.
- Comprehensive technical documentation.
- Technical support.
Block Diagram of the I2C Master Controller IP Core
View I2C Master Controller full description to...
- see the entire I2C Master Controller datasheet
- get in contact with I2C Master Controller Supplier