English
180nm MTP Non Volatile Memory for Standard CMOS Logic Process
You are here:
I2C Slave Controller with User Register Array / Memory / FIFO / AMBA Interface
The I2C Controller IP Core implements an I2C Slave Controller, with a user parameterized Register Array or Memory (i.e SRAM / FIFO) or any Peripheral connecting on an AHB / APB / AXI / Avalon Bus for embedded user I/O Control & Status or block data transfers within an ASIC / ASSP / FPGA device. The I2C Controller implements the Slave-Transmit and Slave-Receive protocol according to the Philips I2C-Bus Specification, Version 2.1 as well as the NXP Rev .5 October 9, 2012 Specification.
View I2C Slave Controller with User Register Array / Memory / FIFO / AMBA Interface full description to...
- see the entire I2C Slave Controller with User Register Array / Memory / FIFO / AMBA Interface datasheet
- get in contact with I2C Slave Controller with User Register Array / Memory / FIFO / AMBA Interface Supplier
Block Diagram of the I2C Slave Controller with User Register Array / Memory / FIFO / AMBA Interface
