Low jitter, ultra-low power (<950uW) ring-oscillator-based PLL-2.4GHz
IEEE 1588 Boundary, Slave And Master Clock
The IPC9010 is an IP Core leveraging Xilinx® Zynq FPGA supporting 16MB of FLASH memory and 128MB of DDR3 memory.
The IPC9010 can be set to operate as either IEEE 1588 Boundary clock or Master clock or Slave clock. The IEEE 1588 protocol is a bidirectional protocol requiring all ports to transmit and receive IEEE 1588 packets. Each packet received its time-stamp by the Timestamp Generator and classified by the Classifier. In the case the packet is IEEE 1588 packet it is sent to the Pre-Processor along with its timestamp. The Pre-Processor is transferring the received general packets to the PTP Manager and Stack for further processing. In the case of IEEE 1588 event packet the Pre-Processor compensate for part of the packet network impairments and prepare the data for the Sync Processor. The Sync Processor is comprised of a suite of algorithms that processes the data and controls the 1PPS PLL, the programmable clock output of the Clock Generator, and the ToD. The ToD is communicating with the ToD UART utilizing the NMEA protocol for either providing or getting the ToD from a GPS. The IEEE 1588 packets are transmitted by the Packet Generator which is controlled by the PTP Manager and Stack. Each packet transmitted is time-stamped by the Timestamp Generator and this timestamp is either embedded into the packet or sent to the Pre-Processor depending on the packet type and selected mode of operation.
View IEEE 1588 Boundary, Slave And Master Clock full description to...
- see the entire IEEE 1588 Boundary, Slave And Master Clock datasheet
- get in contact with IEEE 1588 Boundary, Slave And Master Clock Supplier
IEEE1588 IP
- Multi Protocol Switch IP Core for Safe and Secure Ethernet Network
- Multi Protocol IO Concentrator (RDC) IP Core for Safe and Secure Ethernet Network
- Multi Protocol Switch IP Core for Safe and Secure Ethernet Network
- Multi Protocol Endpoint IP Core for Safe and Secure Ethernet Network
- Time Sensitive Networking (TSN) Single Port End Node core
- Time Sensitive Networking (TSN) Switched End Node core