English
90nm FTP Non Volatile Memory for Standard CMOS Logic Process
You are here:
IEEE1588 & IEEE802.1AS PTP Ordinary Clock (OC) core
The PTP Ordinary Clock (OC) from NetTimeLogic is an extension to a single port of NetTimeLogic's PTP Transparent Clock (TC). It adds the Sync and Announce message processors to the design which allow synchronization of the clock according to IEEE1588. The OC will run in Slave or Master mode according to the configuration and Best-Master-Clock (BMC) algorithm. For resource optimization the OC can also be implemented as Slave-Only clock.
The OC is intercepting the path between an Ethernet PHY and an Ethernet MAC. This allows message injection in parallel to data transfers from/to the MAC.
All datasets and algorithms are implemented completely in HW.
The OC is intercepting the path between an Ethernet PHY and an Ethernet MAC. This allows message injection in parallel to data transfers from/to the MAC.
All datasets and algorithms are implemented completely in HW.
View IEEE1588 & IEEE802.1AS PTP Ordinary Clock (OC) core full description to...
- see the entire IEEE1588 & IEEE802.1AS PTP Ordinary Clock (OC) core datasheet
- get in contact with IEEE1588 & IEEE802.1AS PTP Ordinary Clock (OC) core Supplier
Block Diagram of the IEEE1588 & IEEE802.1AS PTP Ordinary Clock (OC) core
