English
Low Latency & size Interlaken core for ASIC or FPGA, up to 1,000Gbps, 32 lanes, 112G/lane
You are here:
Image, Visual and Video Processor for HEVC Codec Design
The Squid Systems SQ500 is a high performance Image, Vision and Video Processor offering excellent quality HEVC HD encode capability required in a range of applications such as broadcast head-end equipment, cloud based encode / transcode servers, DVRs, NVRs, STBs/OTTs, Video Conferencing servers, Home Media servers, Surveillance Cameras, and Automotive driver assistance systems.
The scalability & programmability of the SQ500 drives simultaneous encoding of multiple channels in HEVC or H.264 AVC formats, with excellent video pre-processing and post-processing. At the heart of SQ500 is an innovative multi-core configuration of the Squid high performance low power Vivid compute engine, which accelerated vision and image processing, and video compression. The SQ500 seamlessly supports multi-core configurations to power various resolution ranges and codec density solutions at very low power consumption.
The scalability & programmability of the SQ500 drives simultaneous encoding of multiple channels in HEVC or H.264 AVC formats, with excellent video pre-processing and post-processing. At the heart of SQ500 is an innovative multi-core configuration of the Squid high performance low power Vivid compute engine, which accelerated vision and image processing, and video compression. The SQ500 seamlessly supports multi-core configurations to power various resolution ranges and codec density solutions at very low power consumption.
Features
- Low Power IP Optimized for Video Compression, Vision and Image Processing
- Scalable to Accommodate Resolutions from 720p to 4K UHD and Beyond
- Provides Video Encode, Decode, Pre & Post Processing and Display Rendering
- High Quality HEVC HD Codec
- Realtime Operation
- Fully HEVC Compliant
- Main-8 and Main-10 Profiles
- 720p30, 1080p30 to 4Kp60 Resolutions
- CBR, VBR, ABR Support
- Support for Tiles, Slices, Dependent Slices
- Support for Multiple Streams
- Coding Units 64x64, 32x32,16x16 and 8x8
- Image Processing & Video Analytics
- Support for Noise Reduction, MCTF, Motion Detection, Face Detection & Object Tracking
Benefits
- Very Low Power per Stream of Encoding
- Scalable Architecture Supports Single HD to Very High Density Encode Solutions
- Flexible Support for Variety of Resolutions, Multiple Streams, Proprietary Algorithms, Variable Quality / Compression Levels
- Upgradeable for Future Algorithmic Improvements
View Image, Visual and Video Processor for HEVC Codec Design full description to...
- see the entire Image, Visual and Video Processor for HEVC Codec Design datasheet
- get in contact with Image, Visual and Video Processor for HEVC Codec Design Supplier