USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
Input VCC3V=3.3V, 3.3V Power On Reset; UMC 40nm LP Logic Process
View Input VCC3V=3.3V, 3.3V Power On Reset; UMC 40nm LP Logic Process full description to...
- see the entire Input VCC3V=3.3V, 3.3V Power On Reset; UMC 40nm LP Logic Process datasheet
- get in contact with Input VCC3V=3.3V, 3.3V Power On Reset; UMC 40nm LP Logic Process Supplier