English
Advanced Encryption Standard (AES-128) core with AMBA AHB interface
You are here:
AES Accelerator
The AES Accelerators implement the Advanced Encryption Standard (AES) algorithm, as specified in Federal Information Processing Standard (FIPS) Publication 197. The accelerators include I/O registers, encryption and decryption cores, and the logic for feedback modes and key scheduling.
Designed for fast integration, low gate count, and maximum performance, the AES Accelerators provide a reliable and cost-effective AES IP solution that is easy to integrate into SoC designs.
Designed for fast integration, low gate count, and maximum performance, the AES Accelerators provide a reliable and cost-effective AES IP solution that is easy to integrate into SoC designs.
View INSIDE Secure AES Engine full description to...
- see the entire INSIDE Secure AES Engine datasheet
- get in contact with INSIDE Secure AES Engine Supplier
AES Accelerator IP
- INSIDE Secure SafeXcel-IP-61 High-Speed AES-GCM-GMAC Accelerator Family
- AES (ECB-CBC-CFB-CTR-GCM), 1 Billion Trace DPA Resistant Cryptographic Accelerator Cores
- AES (ECB), 1 Billion Trace DPA Resistant Cryptographic Accelerator Cores
- AES (ECB-CBC-CFB-CTR), 1 Billion Trace DPA Resistant Cryptographic Accelerator Cores
- INSIDE Secure 100-400Gbps Multi-Channel MACsec Engine
- INSIDE Secure 800G Multi-Channel MACsec Engine