JESD204C Controller
The IP-core is silicon proven, heavily tested in UVM regression environment and has been interoperability tested with key ADC/DAC providers and leading Serdes/PHY solutions.
View JESD204C Controller full description to...
- see the entire JESD204C Controller datasheet
- get in contact with JESD204C Controller Supplier
Block Diagram of the JESD204C Controller IP Core
