English
TSMC 4nm (N4P) 1.2V/1.8V Basekit Libraries, multiple metalstacks
You are here:
LDO With ULP Ludicrous Mode
SGC77100_01_GF_22FDSOI is a low-dropout, high current, fast response linear regulator for integration on SoC. Presenting high stability and robust regulation, while maintaining low dropout and ultra-low quiescent, it is the ideal solution for IoT applications. Offering good PSRR, soft start and over current protection, the SGC77100_01_GF_22FDSOI provides an innovative Ludicrous Ultra Low Power Mode that guarantees a quiescent reduction to virtually “0” quiescent. Being specified from TJ = –40°C to +125°C, it is designed to achieve 3% overall accuracy (over Load / Line / Temp).
View LDO With ULP Ludicrous Mode full description to...
- see the entire LDO With ULP Ludicrous Mode datasheet
- get in contact with LDO With ULP Ludicrous Mode Supplier
LDO IP
- LDO Voltage Regulator, 30 mA, Adjustable 0.45 V to 0.9 V Output
- LDO Voltage Regulator, 250 mA, Adjustable 0.45 V to 0.9 V Output
- Analog Front End: 2x 12-bit 4 GSPS IQ ADCs, 2x 12-bit 8GSPS IQ DACs, bandgap, temp sensor, PLL, 4 x LDO
- LDO Linear Voltage Regulator
- Ultra-low quiescent LDO voltage regulator in TSMC 22ULL
- Capless 1.8V output LDO with 2.0-3.6V input range - 0.18 EF