English
You are here:
Line Driver Differential Current Amplifier IAMP 100MHz
The S3TXIAMPT28HPCP is a signal current line driver circuit that provides following features:
- Programmable current gain -3dB to +16dB in 1dB steps,
- Maximum output voltage 5Vpeak,
- Ability to deliver power up to +7dBm to with signal PAPR 16dB,
- Differential signalling eliminates even order harmonic distortion components,
- Programmable class-A biasing allows for linearity versus current consumption trade off,
- Low power-down consumption,
- Standby mode,
- Registered gain control logic to prevent signal glitching,
- Tight integration with signal and ground bond-pads to ensure low voltage drop
The S3TXIAMPT28HPCP circuit is implemented in TSMC 28nm HPC+ process.
- Programmable current gain -3dB to +16dB in 1dB steps,
- Maximum output voltage 5Vpeak,
- Ability to deliver power up to +7dBm to with signal PAPR 16dB,
- Differential signalling eliminates even order harmonic distortion components,
- Programmable class-A biasing allows for linearity versus current consumption trade off,
- Low power-down consumption,
- Standby mode,
- Registered gain control logic to prevent signal glitching,
- Tight integration with signal and ground bond-pads to ensure low voltage drop
The S3TXIAMPT28HPCP circuit is implemented in TSMC 28nm HPC+ process.
View Line Driver Differential Current Amplifier IAMP 100MHz full description to...
- see the entire Line Driver Differential Current Amplifier IAMP 100MHz datasheet
- get in contact with Line Driver Differential Current Amplifier IAMP 100MHz Supplier
Block Diagram of the Line Driver Differential Current Amplifier IAMP 100MHz
Line IP
- Line Driver Differential Current Amplifier IAMP 210MHz
- Input 800M-1600MHz, output 800M-1600MHz, all digital DLL for DDR4 SDRAM controller usage, supports slave delay line to generate 25%/50%/100% delay in period of FREF,UMC 40nm Logic Process.
- Input 333M-1600MHz, output 333M-1600MHz, all digital DLL for DDR4 SDRAM controller usage, supports slave delay line to generate 25%/50%/100% delay in period of FREF,UMC 28nm Logic and Mixed-Mode HPC Process.
- Input 360M-720MHz, output 360M-720MHz, all digital slave delay line of FXADDLL330HH0L to generate programmable delay in period of FREF, UMC 40nm LP Process
- Input 400M-1600MHz, output 400M-1600MHz, all digital slave delay line of FXADDLL340HH0L to generate 25% delay in period of FREF, UMC 40nm LP/RVT Logic Process.
- Line driver 0.5A - TowerJazz 0.18um