Camera SLVS-EC v.2.0 5.0Gbps / MIPI D-PHY v2-1 4.5Gbps combo Receiver 4-Lane
Linear Regulator IP, Input: 2.5V - 5.5V, Output: 1.8V/50mA, Iq=4uA, Idis=0.5uA, HJTC 0.18um eFlash/G2 process
View Linear Regulator IP, Input: 2.5V - 5.5V, Output: 1.8V/50mA, Iq=4uA, Idis=0.5uA, HJTC 0.18um eFlash/G2 process full description to...
- see the entire Linear Regulator IP, Input: 2.5V - 5.5V, Output: 1.8V/50mA, Iq=4uA, Idis=0.5uA, HJTC 0.18um eFlash/G2 process datasheet
- get in contact with Linear Regulator IP, Input: 2.5V - 5.5V, Output: 1.8V/50mA, Iq=4uA, Idis=0.5uA, HJTC 0.18um eFlash/G2 process Supplier
Power IP IP
- NPU IP family for generative and classic AI with highest power efficiency, scalable and future proof
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
- 56G Serdes in 7nm bundled with PCie Gen 5 controller IP
- Complete USB Type-C Power Delivery PHY, RTL, and Software
- Ultra low power AI inference accelerator
- IP cores for ultra-low power AI-enabled devices