MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm) for Automotive
Linear Regulator IP, Output: 1.8V/100mA, UMC 0.11um HS/FSG process
View Linear Regulator IP, Output: 1.8V/100mA, UMC 0.11um HS/FSG process full description to...
- see the entire Linear Regulator IP, Output: 1.8V/100mA, UMC 0.11um HS/FSG process datasheet
- get in contact with Linear Regulator IP, Output: 1.8V/100mA, UMC 0.11um HS/FSG process Supplier
Power IP IP
- NPU IP family for generative and classic AI with highest power efficiency, scalable and future proof
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
- 56G Serdes in 7nm bundled with PCie Gen 5 controller IP
- Complete USB Type-C Power Delivery PHY, RTL, and Software
- Ultra low power AI inference accelerator
- IP cores for ultra-low power AI-enabled devices