32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
Linear Regulator IP, Output: 3.3V/250mA, UMC 0.25um process
View Linear Regulator IP, Output: 3.3V/250mA, UMC 0.25um process full description to...
- see the entire Linear Regulator IP, Output: 3.3V/250mA, UMC 0.25um process datasheet
- get in contact with Linear Regulator IP, Output: 3.3V/250mA, UMC 0.25um process Supplier
Power IP IP
- NPU IP family for generative and classic AI with highest power efficiency, scalable and future proof
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
- 56G Serdes in 7nm bundled with PCie Gen 5 controller IP
- Complete USB Type-C Power Delivery PHY, RTL, and Software
- Ultra low power AI inference accelerator
- IP cores for ultra-low power AI-enabled devices