Single Port, Ultra Low Leakage, GF 22FDX, Register File Compiler
Lockstep Monitor
The UltraSoC Lockstep Monitor be used to verify the operation of systems based on any processor architecture, custom logic or accelerators. It consists of a set of configurable semiconductor IP (SIP) blocks that are protocol aware and can be used to cross-check outputs, bus transactions, code execution and even register states, between two or more redundant systems. It can be used with any processor architecture, including those which lack native support for lockstep configurations. Because it is implemented in hardware, it responds at wire speed and imposes no execution overhead on the host system.
Unlike traditional approaches, the UltraSoC Lockstep Monitor includes flexible, run-time configurable embedded intelligence, allowing the SoC designer to tailor the monitoring and response system precisely to the application. Monitoring can be implemented at a variety of levels of granularity: at the subsystem level (comparing the outputs of the two processors); at the transaction level (for example comparing bus traffic); at the instruction level, using UltraSoC’s advanced instruction trace capability; and at the most fundamental hardware-level, checking processor internal states or register contents.
By embedding intelligence in the system, UltraSoC also allows more sophisticated comparisons between the operation of the lockstep processors than can be achieved with traditional solutions. For example, if the lockstep processors share a memory space, they cannot operate in perfect, cycle-by-cycle synchronization. UltraSoC’s on-chip analytics can be used to correlate activity within the redundant processors, and to tailor the response of the system depending on the nature of any detected anomalies.
RISC-V is gaining increasing traction in safety-critical applications, particularly in the automotive industry. However, the RISC-V ecosystem as a whole currently lacks support for the functional safety and security principles – such as lockstep operation – mandated by global standards such as ISO26262 for functional safety, J3061 for cybersecurity, IEC 61508, EN50126/8/9 and CE 402/2013. UltraSoC’s Lockstep Monitor allows any RISC-V system, whether using open source or commercial cores, to incorporate sophisticated safety capabilities.
View Lockstep Monitor full description to...
- see the entire Lockstep Monitor datasheet
- get in contact with Lockstep Monitor Supplier
Block Diagram of the Lockstep Monitor IP Core

lockstep IP
- ARC HS47D with ASIL-B and ASIL-D support including dual-core lockstep for automotive functional safety applications
- DesignWare ARC EV72FS Embedded Vision Safety Processor with two vector processing units, ASIL B/C/D
- Safety Vision Processor for Automotive ASIL B/D Applications with 4 Vector Processing Units – ARC EV74FS
- 14,080 MAC Deep Neural Network (DNN) Engine for ARC EV7x Processors
- DNN 7040 MAC Option
- ARC EM22FS safety processor