Low Dropout Linear Regulator
Designed for TSMC 0.18µ processes.
Features
- Input voltage range 3.0V – 5.5V.
- Output voltage 1.8V ±5%.
- Output fold back short circuit protection.
- Over-temperature protection.
- Works with straight-through IO pads.
- External 4.7µF decoupling capacitor.
- Power down/enable input.
- Fast response to current steps.
- <1% line and load regulation.
- Can be back powered.
- PSRR 70dB @ 1MHz.
- -40°C to 120°C temperature operation.
- Base cell area 0.03mm2 in 0.18µ CMOS.
Deliverables
- Flat GDS.
- LEF.
- LVS netlist.
- Integration notes.
- Production test notes.
Applications
- LiFe Battery to 1.8V core voltage regulator.
- 3.3V or 5V power to 1.8V core voltage regulator.
Block Diagram of the Low Dropout Linear Regulator IP Core

View Low Dropout Linear Regulator full description to...
- see the entire Low Dropout Linear Regulator datasheet
- get in contact with Low Dropout Linear Regulator Supplier
Low Dropout Linear Regulator
- Source Low Dropout Linear Regulator for Cascade IO ; UMC 28nm HPC Process
- 5 V Fixed Micro-power Low Dropout Linear Voltage Regulator
- Linear Regulator for digital island, DELTA standard
- Linear Regulator for digital island, DELTA standard
- Linear Regulator for digital island, DELTA standard
- Linear Regulator for digital island, DELTA standard