English
Low latency Network TAP IP-Core for full duplex 100M/1G Ethernet links
You are here:
Low Leakage Analog IO Pads
ESD solutions and Analog Pads
* Low Leakage (< 1nA, down to pA range)
* All voltage domains (0.85V to 5.0V)
* Low Leakage (< 1nA, down to pA range)
* All voltage domains (0.85V to 5.0V)
Features
- Analog Pads
- Power Pads
- Ground Pads
- ESD protection cells
Benefits
- Low capacitance for high speed/high frequency
- Overvoltage tolerant
- Hot swap
- High CMRR
- Undervoltage tolerant
- High voltage cells
- Small area
- High EOS (IEC 61000-4-5)
- High System ESD (IEC 61000-4-2)
- Latch up immune (JEDEC78)
Deliverables
- .gds
- .lvs support
- datasheet
- documentation
- integration services
Applications
- Any (Wireless, communication, consumer, automotive, high speed, ...)
View Low Leakage Analog IO Pads full description to...
- see the entire Low Leakage Analog IO Pads datasheet
- get in contact with Low Leakage Analog IO Pads Supplier
analog IO
- Low capacitance analog IO
- High voltage analog IO pads
- High ESD analog IO library
- TSMC based IO & ESD solutions supporting GPIO, I2C,RGMII, SD, LVDS, HDMI & analog/RF across multiple technology nodes
- A 16nm/12nm Flip-Chip IO library with dynamically switchable 1.8V/3.3V GPIO, 5V I2C open-drain, 5V OTP and 1.8V / 3.3V analog
- A 65nm Wirebond IO library with 1-3.3V GPIO, 3.3V pulse-width modulation cell, I2C & SVID open-drain, 3.3V & 5V analog and OTP program cell