English
You are here:
Low Noise Fractional PLL in TSMC 65nm LP
This PLL has been designed for use with high performance A/D converters, where low jitter clock generation is critical to the success of applications such as DVB, Cable Modem and Wireless LAN.
A Fractional N type PLL is used yielding excellent phase noise performance with good frequency resolution flexibility.
The PLL is designed to provide excellent jitter performance while also maintaining low current consumption. It uses a third order loop filter which gives very good spurious performance, supply rejection, phase noise and jitter performance.
A Fractional N type PLL is used yielding excellent phase noise performance with good frequency resolution flexibility.
The PLL is designed to provide excellent jitter performance while also maintaining low current consumption. It uses a third order loop filter which gives very good spurious performance, supply rejection, phase noise and jitter performance.
View Low Noise Fractional PLL in TSMC 65nm LP full description to...
- see the entire Low Noise Fractional PLL in TSMC 65nm LP datasheet
- get in contact with Low Noise Fractional PLL in TSMC 65nm LP Supplier
PLL in TSMC 65nm IP
- USB 3.0 PHY in TSMC (65nm, 55nm, 40nm, 28nm)
- Fractional-N PLL for Performance Computing in TSMC N6/N7
- Low Jitter 1.25GHz to 2.5GHz Quadrature Output PLL
- TSMC CLN65GP 65nm Clock Generator PLL - 520MHz-2600MHz
- TSMC CLN65GP 65nm Clock Generator PLL - 130MHz-650MHz
- TSMC CLN65LP 65nm Deskew PLL - 60MHz-300MHz