English
Highly powerful, multi-mode communication processor for IoT wireless applications
You are here:
Low Noise Programmable PLL
This customisable PLL has been designed for use with high performance A/D converters where low jitter clock generation is critical to the success of data convertion applications.
Features
- UMC 55nm LP Process, 6 Metals
- No Analog Options
- 3.3V and 1.2V Power Supplies
- Input Frequency: 25MHz
- VCO Frequency: 900MHz and 1GHz
- 3 Independent Programmable Output Clocks
- Output Clock Range 60MHz – 1GHz
- Power Down and Bypass Mode
- Long Term Jitter < 7ps rms
- Power Dissipation < 12mW
- No External Components Required
- Die Area: 0.24mm2 (before optical shrink)
View Low Noise Programmable PLL full description to...
- see the entire Low Noise Programmable PLL datasheet
- get in contact with Low Noise Programmable PLL Supplier
PLL
- MIPI D-PHY 1.5Gbps (4-lanes TX/RX, PLL Integrated) TSMC 28HPM
- MIPI D-PHY 2.0Gbps (4-lanes TX/RX, PLL integrated) TSMC 16FF+LL
- MIPI D-PHY 2.0Gbps (4-lanes TX, PLL integrated) TSMC 16FF+LL
- TSMC CLN7FF 7nm Clock Generator PLL - 800MHz-4000MHz
- Ultra Low Area Frequency Synthesizer PLL (5nm - 90nm)
- Ultra-Low-jitter Ring PLL