The Low Power Multi-Rate SerDes Includes all high-speed analog functions for a dual channel serializer and single channel deserializer and is optimized for low power operation at data rates from 584Mbit/s to 2.4Gbit/s. Alternative 10b and 40b input and output datapaths simplify design of link layers created from RTL using regular standard cells and regular synthesis, place and route flows. Excellent supply noise immunity in the CDR and TX PLLs makes the SerDes ideal for use in noisy mixed signal SoC environments.
View
Low Power Multi-Rate SerDes
full description to...
see the entire
Low Power Multi-Rate SerDes
datasheet
get in contact with
Low Power Multi-Rate SerDes
Supplier
Block Diagram of the Multi-Rate SerDes - Gigabit Ethernet, SATA1, FibreChannel, JESD 204
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.