English
You are here:
LPDDR2 PHY
The DDR4 multi-modal PHY is a DFI 3.1 compliant memory interface that supports both UDIMM and RDIMM modules as well as DRAM–on-motherboard topologies, making it suitable for a broad range of enterprise and consumer applications. Our PHY consists of a Command/Address (C/A) block, Clock and Power Management block and Data (DQ) macro cells to create a 72 bits wide channel. It is fully characterized and contains all of the necessary components for robust operation and is available in GF 28SLP and SS 28 LPP processes.
Features
- PLL-based clocking with internal clock alignment to the parallel clock on the memory controller interface
- Autonomous initialization
- Support for x72 bit channel
- Support for multiple DRAM widths (x4, x8, x16, x32)
- Support for single channel, 1 to 4 ranksSelectable low-power operating statesDFI 3.1 compliant for easy integration with memory controllerProgrammable output impedance and on-die terminationZQ calibration of output impedance and on-die calibrationUtilizes standard 8-layer 6020 metal layer stack
Deliverables
- Fully-Characterized hard macro (GDSII)
- Complete design views
- Memory controller reference design
- Full documentation and datasheet
View LPDDR2 PHY full description to...
- see the entire LPDDR2 PHY datasheet
- get in contact with LPDDR2 PHY Supplier
LPDDR2 PHY
- LPDDR 3/2 DDR 3/3L 1600 PHY GF 28SLP
- LPDDR 3/2 DDR 3/3L 1600 PHY SMIC 28HK
- DDR4 Multi-modal PHY
- LPDDR3/2 DDR3/2 Combo PHY XMC 55LL
- Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application; UMC 55nm SP/RVT LowK Logic Process
- Command/Address Block of DDR3/DDR4/LPDDR2/LPDDR3 Combo PHY supporting 2-rank application for Copper Pillar Bump Flip Chip Version; UMC 40nm LP LVT/RVT LowK Logic Process