English
Low-leakage LDO in TSMC 22ULL to supply logic and analog domains (up to 3.63V input supply)
You are here:
LPDDR2 PHY
The DDR4 multi-modal PHY is a DFI 3.1 compliant memory interface that supports both UDIMM and RDIMM modules as well as DRAM–on-motherboard topologies, making it suitable for a broad range of enterprise and consumer applications. Our PHY consists of a Command/Address (C/A) block, Clock and Power Management block and Data (DQ) macro cells to create a 72 bits wide channel. It is fully characterized and contains all of the necessary components for robust operation and is available in GF 28SLP and SS 28 LPP processes.
View LPDDR2 PHY full description to...
- see the entire LPDDR2 PHY datasheet
- get in contact with LPDDR2 PHY Supplier
LPDDR2 PHY IP
- DDR4 Multi-modal PHY
- LPDDR3/2 DDR3/2 Combo PHY TSMC 130G
- LPDDR5 PHY Samsung 5LPE,12/14LPP
- Compensation Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY; UMC 55nm SP/RVT LowK Logic Process
- Compensation Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for SIP Application; UMC 28nm HPC/RVT LowK Logic Process; Vertical version
- Data Block of DDR3/DDR3L/DDR2/LPDDR2/LPDDR Combo PHY for Chip Application; UMC 55nm LP/RVT LowK Logic Process