High performance dual-issue, out-of-order, 7-stage Vector processor (DSP) IP
LPDDR5/4/4x PHY IP for 12nm
The LPDDR5/4 Combo OPHY features a state-of-art mixed-signal architecture that addresses the challenges of DRAM integration in high-performance and low-power environments. This architecture enables LPDDR5/4 Combo OPHY to overcome issues with long-term impedance drift and clock phase drift, allowing impedance and clock phase updates without interruption of data traffic. The programmable timing at the OPHY boundary combines flexibility with analog precision, resulting in low read/write latency between OMC and the LPDDR5/4 DRAM without sacrificing performance.
The LPDDR54 Combo OPHY was designed with subsystem and system-level considerations in mind. Built-in power management logic and advanced PLL design allow aggressive power state management and optimal system power usage.
At the system level, the LPDDR54 Combo OPHY was designed to minimize package substrate layer and PCB layer requirements, enabling usage in cost-sensitive applications and application processors.
View LPDDR5/4/4x PHY IP for 12nm full description to...
- see the entire LPDDR5/4/4x PHY IP for 12nm datasheet
- get in contact with LPDDR5/4/4x PHY IP for 12nm Supplier
Block Diagram of the LPDDR5/4/4x PHY IP for 12nm

LPDDR IP
- DDR and LPDDR 4/3/2 controllers for low power and high Reliability, Availability and Serviceability (RAS) targeting automotive
- LPDDR4/3/2 DDR4/3/2 ComboPHY
- DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration - 40nm LL
- Universal Multiport Memory Controller - LPDDR 3/2 Controller
- LPDDR 4/3/2 DDR 4/3/2 Combo PHY SMIC28PS
- SMIC 55nm LL SSTL_18/ SSTL_2/ LPDDR/ LVTTL COMBO interface for DRAM application