Design & Reuse
Catalog of SIP Cores
System on Chip design resources

LRW-AES Core

LRW3 implements the NIST standard AES cipher in the LRW mode for encryption and decryption. The LRW3 family of cores covers a wide range of area / thr...