Design & Reuse
Catalog of SIP Cores
System on Chip design resources

LVDS Receiver IP, 700Mbps, UMC 0.13um SP/FSG process

Low Power LVDS Receiver 700Mbps, UMC 90nm SP/RVT Low-K Logic process....