LVDS Rx IO IP, UMC 90nm SP process

0.18UM RX (PAD), UMC 0.18um GII Logic process.

View LVDS Rx IO IP, UMC 90nm SP process full description to...

see the entire LVDS Rx IO IP, UMC 90nm SP process datasheet
get in contact with LVDS Rx IO IP, UMC 90nm SP process Supplier

LVDS IP

Camera SLVS-EC/sub-LVDS combo Receiver 2.5Gbps 8/12-Lane
Camera 6-Mode Combo-Receiver 1.5Gbps 4/8/12/16-Lane
MIPI D-PHY/LVDS Combo Transmitter for Automotive
Bi-Directional LVDS with LVCMOS
MIPI D-PHY v1.2/LVDS/TTL combo PHY(supporting CSI/DSI)
Four Channel LVDS Serializer

See more LVDS IP >>

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

Partner with us

Visit our new Partnership Portal for more information.

Partner with us

List your Products

Suppliers, list your IPs for free.

List your Products

Design-Reuse.com

Contact Us
About us
D&R Partner Program
Advertise with Us
Privacy Policy