English
NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
You are here:
LVDS Transmitter IP, 8MHz - 100MHz, 4 channels, UMC 0.18um G2 process
3.3V 4 channel LVDS Transmitter 8~100MHz, UMC 90nm SP/RVT Low-K process.
View LVDS Transmitter IP, 8MHz - 100MHz, 4 channels, UMC 0.18um G2 process full description to...
- see the entire LVDS Transmitter IP, 8MHz - 100MHz, 4 channels, UMC 0.18um G2 process datasheet
- get in contact with LVDS Transmitter IP, 8MHz - 100MHz, 4 channels, UMC 0.18um G2 process Supplier