NPU IP family for generative and classic AI with highest power efficiency, scalable and future proof
LVDS Tx IO IP, 1.25GHz, UMC 90nm SP process
View LVDS Tx IO IP, 1.25GHz, UMC 90nm SP process full description to...
- see the entire LVDS Tx IO IP, 1.25GHz, UMC 90nm SP process datasheet
- get in contact with LVDS Tx IO IP, 1.25GHz, UMC 90nm SP process Supplier
LVDS IP
- Bi-Directional LVDS with LVCMOS
- TSMC 3nm (N3E) 1.5V LVDS
- TSMC 3nm (N3E) 1.2V LVDS Tx/Rx with 1.8V BGR
- Display LVDS/MIPI D-PHY/sub-LVDS combo Transmitter 1.0G/2.5G/1.0Gbps 10-Lane
- LVDS IO handling data rate up to 50Mbps with maximum loading 60pF
- Display LVDS single link/dual link Transmitter 1.12Gbps 8-Lane