English
You are here:
MCU core with high-performance FPU (32 or 64 bit)
High-performance 32 or 64bit multicore capable MCU core with FPU
Features
- Harvard architecture (separate instruction and data buses)
- RV32IMCF[DA] or RV64IMCF[DA] ISA
- User and Machine privilege modes
- High-performance IEEE 754-2008 compliant floating-point unit
- Configurable single or double precision FP unit
- Register file of 32 floating-point data registers
- Configurable high-performance or area-optimized multiply/divide unit
- Configurable 3 to 5 stage pipeline implementation
- Configurable AXI4 or AHB external memory interface
- Tightly Coupled Memory (TCM) support, L1 caches ECC/parity
- Optional MPU (Memory Protection Unit)
- Optional configurable Integrated Programmable Interrupt Controller (IPIC) and PLIC
- up to 1024 IRQs
- Low interrupt latency
- Advanced Integrated Debug Controller
- JTAG compliant interface
- HW/SW breakpoints support
- ROM breakpoints support
- Multicore configs up to 4 SCRx cores
- SMP and heterogeneous
- with memory coherency
Block Diagram of the MCU core with high-performance FPU (32 or 64 bit)
View MCU core with high-performance FPU (32 or 64 bit) full description to...
- see the entire MCU core with high-performance FPU (32 or 64 bit) datasheet
- get in contact with MCU core with high-performance FPU (32 or 64 bit) Supplier
32-bit MCU
- MCU with integrated 64-bit SRAM controller, Memory Protection Unit and real-time, low latency execution unit, optimized for low cost, low power microcontroller and embedded applications
- High-performance, compact, low-power 32-bit cores for MCU and real-time embedded applications
- Compact 32-bit MCU core for deeply embedded applications and accelerator control
- High-performance MCU core with privilege modes and MPU (32 or 64 bit)
- Entry-level Low-Power 32-bit Processor
- General purpose microprocessor incorporating a high performance L1 cache controller and virtual memory management support for high performance embedded system applications