English
You are here:
Memory Interface
Memory Interface is a free software tool used to generate memory controllers and interfaces for Xilinx® FPGAs. Memory Interface generates unencrypted Verilog or VHDL design files, UCF constraints, simulation files and implementation script files to simplify the design process. Memory Interfaces supported are: DDR3 SDRAM, DDR2 SDRAM, QDRII SRAM, and DDRII SRAM, LP DDR, QDRII+ SRAM, and RLDRAM II.
View Memory Interface full description to...
- see the entire Memory Interface datasheet
- get in contact with Memory Interface Supplier
Memory and Controllers IP
- Configurable CCIX controllers for CCIX 25G supporting Endpoint, Root Complex, Switch Port, and Dual Mode applications
- DDR and LPDDR 4/3/2 controllers for low power and high Reliability, Availability and Serviceability (RAS) targeting automotive
- CXL Host Device Dual mode controllers
- Block Memory Generator
- Multi-Port Memory Controller (DDR/DDR2/SDRAM)
- AXI External Memory Controller