English
You are here:
MIPI CSI-2 TX v1.1 Controller
The Cadence Transmitter Controller IP for MIPI CSI-2 is a fully-verified configurable digital core compliant with MIPI Alliance Specification for Camera Serial Interface 2 version 1.1.
It provides a standard, low-power, high-speed interface, and supports all primary and secondary data types defined by MIPI CSI-2.
The Controller IP is engineered to quickly and easily integrate into any System-on-Chip (SoC) design, and to connect seamlessly to a Cadence, or third-party PPI-compliant D-PHY lane modules. The Cadence Transmitter Controller IP for MIPI CSI-2 IP is an ideal cost-effective, low-power solution to provide a high-speed serial interface between an application or image processor and MIPI CSI-2 compliant camera sensor.
It provides a standard, low-power, high-speed interface, and supports all primary and secondary data types defined by MIPI CSI-2.
The Controller IP is engineered to quickly and easily integrate into any System-on-Chip (SoC) design, and to connect seamlessly to a Cadence, or third-party PPI-compliant D-PHY lane modules. The Cadence Transmitter Controller IP for MIPI CSI-2 IP is an ideal cost-effective, low-power solution to provide a high-speed serial interface between an application or image processor and MIPI CSI-2 compliant camera sensor.
View MIPI CSI-2 TX v1.1 Controller full description to...
- see the entire MIPI CSI-2 TX v1.1 Controller datasheet
- get in contact with MIPI CSI-2 TX v1.1 Controller Supplier
CSI-2 IP
- MIPI CSI-2 Controller Core V2
- MIPI CSI-2 Controller Core
- MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI CSI-2 controller Receiver v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- MIPI CSI DSI Controller - CPHY CSI-2 Transmitter v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- MIPI D-PHY / C-PHY Combo IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)