English
MIPI C-PHY/D-PHY Combo Universal IP, 4.5Gsps/4.5Gbps in TSMC 22ULP
You are here:
MIPI CSI2 Receiver Interface
The MIPI CSI-2 (Camera Serial Interface) defines an interface between a peripheral
device (camera) and host processor (application engine) for mobile applications.
The MIPI CSI-2 provides the mobile industry a standard, robust, scalable, low-power,
high-speed, cost-effective interface that supports a wide range of imaging solutions for
mobile devices.
device (camera) and host processor (application engine) for mobile applications.
The MIPI CSI-2 provides the mobile industry a standard, robust, scalable, low-power,
high-speed, cost-effective interface that supports a wide range of imaging solutions for
mobile devices.
View MIPI CSI2 Receiver Interface full description to...
- see the entire MIPI CSI2 Receiver Interface datasheet
- get in contact with MIPI CSI2 Receiver Interface Supplier
Block Diagram of the MIPI CSI2 Receiver Interface IP Core
MIPI IP
- MIPI CSI-2 Controller Core V2
- MIPI CSI-2 Controller Core
- MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI DSI Receiver Controller v1.3
- MIPI I3C Controllers - Dual Role Master (70016); APB I3C Slave (70002), Generic I3C Slave