English
You are here:
MIPI D-PHY 1.5Gbps (4-lanes TX/RX, PLL Integrated) TSMC 28HPC
The IP for MIPI D-PHY is compliant with the MIPI Alliance Specification for D-PHY, version 1.1, and is implemented as a separate transmitter and receiver blocks that support high-speed (HS) and low-speed (LS) signaling. Transfer speeds up to 1.5Gbps per lane in HS mode and up to 10Mbps in LS mode are supported. The receiver block also supports low-power contention detection (LP-CD).
The Cadence IP for MIPI D-PHY is flexible, low-cost, high-speed serial interface solution designed to interconnect components inside a mobile device. Design IP for MIPI D-PHY extends the interface bandwidth, enabling more advanced applications with very low power consumption through differential signaling schemes.
The Cadence IP for MIPI D-PHY is flexible, low-cost, high-speed serial interface solution designed to interconnect components inside a mobile device. Design IP for MIPI D-PHY extends the interface bandwidth, enabling more advanced applications with very low power consumption through differential signaling schemes.
View MIPI D-PHY 1.5Gbps (4-lanes TX/RX, PLL Integrated) TSMC 28HPC full description to...
- see the entire MIPI D-PHY 1.5Gbps (4-lanes TX/RX, PLL Integrated) TSMC 28HPC datasheet
- get in contact with MIPI D-PHY 1.5Gbps (4-lanes TX/RX, PLL Integrated) TSMC 28HPC Supplier
MIPI D-PHY IP
- MIPI D-PHY in TSMC (40nm, 28nm, 16nm, 12nm, 7nm)
- MIPI D-PHY DSI/CSI Transmitter IP (Silicon proven in TSMC 22ULP)
- MIPI CSI-2 Transmitter v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- MIPI C-PHY-D-PHY Combo PHY IP on TSMC 28nm HPC+
- MIPI D-PHY Universal Lane 16FFC IP for Automotive
- MIPI Universal D-PHY IP - 4.5Gbps/lane, MIPI D-PHY v2.5 Compliant