English
You are here:
MIPI D-PHY 1.5Gbps (4-lanes TX/RX, PLL Integrated) TSMC 28HPM
The IP for MIPI D-PHY is compliant with the MIPI Alliance Specification for D-PHY, version 1.1, and is implemented as a separate transmitter and receiver blocks that support high-speed (HS) and low-speed (LS) signaling. Transfer speeds up to 1.5Gbps per lane in HS mode and up to 10Mbps in LS mode are supported. The receiver block also supports low-power contention detection (LP-CD).
The Cadence IP for MIPI D-PHY is flexible, low-cost, high-speed serial interface solution designed to interconnect components inside a mobile device. Design IP for MIPI D-PHY extends the interface bandwidth, enabling more advanced applications with very low power consumption through differential signaling schemes.
The Cadence IP for MIPI D-PHY is flexible, low-cost, high-speed serial interface solution designed to interconnect components inside a mobile device. Design IP for MIPI D-PHY extends the interface bandwidth, enabling more advanced applications with very low power consumption through differential signaling schemes.
Features
- Compliant to MIPI D-PHY v1.1
- Scalable up to four lanes in each direction
- Improved low-power control with LP mode and ULPS support
- Supports ULPS and contention detection
- Integrated BIST capable of producing and checking PRBS
- 8-bit PPI interface
- Matched analog design for low inter-lane skew
- Automatic termination control in high-speed and low-power modes
Benefits
- Improved low-power control with LP mode and ULPS support
- Wider timing margins with matched analog design
- Greater functional testing with datapath loopback
Deliverables
- GDS II macros with abstract in LEF
- Verilog post-layout netlist
- STA scripts for use at chip or standalone PHY levels
- Liberty timing model
- SDF for back-annotated timing verification
- Verilog models of I/O pads, and RTL for all PHY modules
- Verilog testbench with memory model, configuration files, and sample tests
- Documentation - integration and user guide, release notes
- Verification IP set up files
Applications
- Mobile devices
- Consumer products
- Automotive Infotainment
- Internet of Things Products
- Internet of Things Sensors
View MIPI D-PHY 1.5Gbps (4-lanes TX/RX, PLL Integrated) TSMC 28HPM full description to...
- see the entire MIPI D-PHY 1.5Gbps (4-lanes TX/RX, PLL Integrated) TSMC 28HPM datasheet
- get in contact with MIPI D-PHY 1.5Gbps (4-lanes TX/RX, PLL Integrated) TSMC 28HPM Supplier
