English
You are here:
MIPI D-PHY 4 Lane CSI2-TX 1.2G in TowerJazz 110nm
The MXL-DPHY-CSI2-TX is a high-frequency low-power, low-cost, source synchronous, Physical Layer supporting the MIPI Alliance Standard for D-PHY. The IP is configured as a MIPI master optimized for camera interface applications (CSI-2).
The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed data traffic while low power functions are mostly used for control.
The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed data traffic while low power functions are mostly used for control.
View MIPI D-PHY 4 Lane CSI2-TX 1.2G in TowerJazz 110nm full description to...
- see the entire MIPI D-PHY 4 Lane CSI2-TX 1.2G in TowerJazz 110nm datasheet
- get in contact with MIPI D-PHY 4 Lane CSI2-TX 1.2G in TowerJazz 110nm Supplier
Block Diagram of the MIPI D-PHY 4 Lane CSI2-TX 1.2G in TowerJazz 110nm
Video Demo of the MIPI D-PHY 4 Lane CSI2-TX 1.2G in TowerJazz 110nm
We demonstrate our customer demo, the Teledyne e2v Snappy 2M CMOS Image Sensor, featuring Mixel D-PHY CSI-2 TX IP.
MIPI IP
- Northwest Logic MIPI Testbench from Rambus
- MIPI D-PHY in TSMC (40nm, 28nm, 16nm, 12nm, 7nm)
- MIPI M-PHY in TSMC (28nm, 16nm, 12nm(
- MIPI I3C Controllers - Dual Role Master (70016); APB I3C Slave (70002), Generic I3C Slave
- MIPI CSI-2 Transmitter v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- Very compact (500 LUTs) Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard