English
You are here:
MIPI D-PHY CSI-2 Receiver
The MXL-DPHY-CSI2-RX is a high-frequency low-power, low-cost, source-synchronous, Physical Layer supporting the MIPI Alliance Specification for D-PHY v1.1.
The IP is configured as a MIPI Slave optimized for CSI-2SM (Camera Serial Interface) applications.
The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed data traffic while low power functions are mostly used for control.
The IP is configured as a MIPI Slave optimized for CSI-2SM (Camera Serial Interface) applications.
The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed data traffic while low power functions are mostly used for control.
Features
- Consists of 1 Clock lane and up to 4 Data lanes
- Supports MIPI® Alliance Specification for D-PHY Version 1.1
- Supports both high speed and low-power modes
- 80 Mbps to 1.5 Gbps data rate in high speed mode
- 10 Mbps data rate in low-power mode
- High Speed Deserializers included
- Low power dissipation
- Testability support
- Optional resistance termination calibrator
Deliverables
- Data Sheet
- GDSII
- LVS Netlist
- Integration Guidelines
- Synopsis timing Model
- Behavioral Model
- LEF File for P&R
Applications
- Mobile
- IoT
- Display
- Camera
- Virtual Reality
- Augmented Reality
Block Diagram of the MIPI D-PHY CSI-2 Receiver IP Core
View MIPI D-PHY CSI-2 Receiver full description to...
- see the entire MIPI D-PHY CSI-2 Receiver datasheet
- get in contact with MIPI D-PHY CSI-2 Receiver Supplier
MIPI D-PHY
- MIPI D-PHY Compliant With CSI-2 And DSI
- MIPI CPHY DPHY Combo PHY IP on TSMC 16FF/12FF
- MIPI D-PHY 1.5Gbps (4-lanes TX/RX, PLL Integrated) TSMC 28HPM
- MIPI D-PHY 2.0Gbps (4-lanes TX/RX, PLL integrated) TSMC 16FF+LL
- MIPI D-PHY 2.0Gbps (4-lanes RX) TSMC 16FF+LL
- MIPI D-PHY 2.0Gbps (4-lanes TX, PLL integrated) TSMC 16FF+LL
