English
You are here:
MIPI D-PHY CSI-2 TX+ in TSMC 28nm HPC+
The MXL-DPHY-CSI2-TX+ is a high-frequency low-power, source-synchronous, physical layer supporting the MIPI Alliance Specification for D-PHY v2.1, which is backward compatible with MIPI Specification for D-PHY v1.2. The PHY is configured as a MIPI master supporting Camera Serial interface CSI-2 v1.3. The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed data traffic while low power functions are mostly used for control.
View MIPI D-PHY CSI-2 TX+ in TSMC 28nm HPC+ full description to...
- see the entire MIPI D-PHY CSI-2 TX+ in TSMC 28nm HPC+ datasheet
- get in contact with MIPI D-PHY CSI-2 TX+ in TSMC 28nm HPC+ Supplier
Block Diagram of the MIPI D-PHY CSI-2 TX+ in TSMC 28nm HPC+
MIPI D-PHY IP
- MIPI D-PHY in TSMC (40nm, 28nm, 16nm, 12nm, 7nm)
- MIPI CSI-2 Transmitter v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- MIPI C-PHY-D-PHY Combo PHY IP on TSMC 28nm HPC+
- MIPI C-PHY and D-PHY Combo
- MIPI D-PHY Universal Lane 16FFC IP for Automotive
- MIPI Universal D-PHY IP - 4.5Gbps/lane, MIPI D-PHY v2.5 Compliant