English
Single Port, Ultra Low Leakage, GF 22FDX, Register File Compiler
You are here:
MIPI D-PHY CSI Transmitter in TSMC 28nm HPC+
The MXL-DPHY-CSI2-TX is a high-frequency low-power, low-cost, source-synchronous, Physical Layer supporting the MIPI Alliance Standard for D-PHY. The IP is configured as a MIPI master optimized for camera interface applications (CSI-2).
The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed data traffic while low power functions are mostly used for control.
The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed data traffic while low power functions are mostly used for control.
View MIPI D-PHY CSI Transmitter in TSMC 28nm HPC+ full description to...
- see the entire MIPI D-PHY CSI Transmitter in TSMC 28nm HPC+ datasheet
- get in contact with MIPI D-PHY CSI Transmitter in TSMC 28nm HPC+ Supplier
Block Diagram of the MIPI D-PHY CSI Transmitter in TSMC 28nm HPC+
Video Demo of the MIPI D-PHY CSI Transmitter in TSMC 28nm HPC+
We demonstrate our customer demo, GEO GW5 Warpcam, featuring Mixel's MIPI D-PHY TX and RX IP.
MIPI D-PHY IP
- MIPI D-PHY in TSMC (40nm, 28nm, 16nm, 12nm, 7nm)
- MIPI D-PHY DSI/CSI Transmitter IP (Silicon proven in TSMC 22ULP)
- MIPI CSI-2 Transmitter v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- MIPI C-PHY-D-PHY Combo PHY IP on TSMC 28nm HPC+
- MIPI C-PHY and D-PHY Combo
- MIPI Universal D-PHY IP - 4.5Gbps/lane, MIPI D-PHY v2.5 Compliant