English
You are here:
MIPI D-PHY DSI Receiver in UMC 40nm HV
The MXL-DPHY-DSI-RX is a high-frequency low-power, low-cost, source-synchronous, Physical Layer supporting the MIPI Alliance Specification for D-PHY v1.1.
The IP is configured as a MIPI Slave optimized for DSISM (Display Serial Interface) applications.
The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed data traffic while low power functions are mostly used for control.
The IP is configured as a MIPI Slave optimized for DSISM (Display Serial Interface) applications.
The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed data traffic while low power functions are mostly used for control.
Features
- Consists of 1 Clock lane and up to 4 Data lanes
- Supports MIPI® Alliance Specification for D-PHYSM Version 1.1
- Supports both high speed and low-power modes
- 80 Mbps to 1.5 Gbps data rate in high speed mode
- 10 Mbps data rate in low-power mode
- High Speed Deserializers included
- Low power dissipation
- Testability support
- Optional resistance termination calibrator
Deliverables
- Data Sheet
- GDSII data base
- LVS Netlist
- Integration Guidelines
- Timing Model
- Behavioral Model
- LEF File for P&R
- RTL
- One year support
- Platform (optional)
Block Diagram of the MIPI D-PHY DSI Receiver in UMC 40nm HV
View MIPI D-PHY DSI Receiver in UMC 40nm HV full description to...
- see the entire MIPI D-PHY DSI Receiver in UMC 40nm HV datasheet
- get in contact with MIPI D-PHY DSI Receiver in UMC 40nm HV Supplier