English
You are here:
MIPI D-PHY DSI TX in TSMC 55ULP
The MXL-DPHY-DSI-TX-T-55ULP is a high-frequency, low-power, low-cost, source-synchronous, physical Layer supporting the MIPI Alliance Specification for D-PHY v2.1. The PHY can be configured as a MIPI Master supporting display interface DSI/DSI-2. The PHY supports mobile, IoT, virtual reality, and automotive applications.
View MIPI D-PHY DSI TX in TSMC 55ULP full description to...
- see the entire MIPI D-PHY DSI TX in TSMC 55ULP datasheet
- get in contact with MIPI D-PHY DSI TX in TSMC 55ULP Supplier
Block Diagram of the MIPI D-PHY DSI TX in TSMC 55ULP
Mixel IP
- MIPI C-PHY/D-PHY Combo IP 4.5Gsps/4.5Gbps in TSMC N5
- MIPI C-PHY/D-PHY Combo IP 4.5Gsps/4.5Gbps in TSMC N5
- MIPI C-PHY/D-PHY Combo IP Universal, 4.5Gsps/4.5Gbps in TSMC 22ULP
- MIPI C-PHY/D-PHY Combo IP 4.5Gsps/4.5Gbps in TSMC N7
- MIPI D-PHY IP 4.5Gbps in TSMC N7
- MIPI D-PHY Universal IP in TSMC 16FFC for Automotive