English
PVT Controller (Series 5) (Sub-system for complete PVT monitoring), TSMC N4P
You are here:
MIPI D-PHY/LVDS combo Transmitter 700Mbps 8-Lane
The CL12661H8T1JM2JIP is an ideal means to link Camera Modules or CMOS Image Sensor (CIS) to Host System. The CL12661H8T1JM2JIP is designed to support data rate in excess of maximum 700Mbps utilizing LVDS / MIPI-DPHY interface specification. The CL12661H8T1JM2JIP can change Interface type to same PAD for changing mode.
View MIPI D-PHY/LVDS combo Transmitter 700Mbps 8-Lane full description to...
- see the entire MIPI D-PHY/LVDS combo Transmitter 700Mbps 8-Lane datasheet
- get in contact with MIPI D-PHY/LVDS combo Transmitter 700Mbps 8-Lane Supplier
CAMERA IP
- Very compact (500 LUTs) Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard
- Camera SLVS-EC v.2.0 5.0Gbps / MIPI D-PHY v2-1 4.5Gbps combo Receiver 4-Lane
- MIPI CSI-2 Transmitter IP Core
- Camera MIPI D-PHY Receiver 4.5Gbps 4-Lane
- Camera capture unit for multi-camera systems
- MIPI CSI-2 host/device controllers for high-speed serial interface between image processor and camera sensors