English
You are here:
MIPI D-PHY Receiver
The MXL-DPHY-CSI2-RX is a high- frequency low-power, low-cost, source-synchronous, Physical Layer supporting the MIPI® Alliance Standard for D-PHY. The IP is configured as a MIPI slave optimized for camera interface applications; CSI-2.
The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed Data traffic while low power functions are mostly used for control.
The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed Data traffic while low power functions are mostly used for control.
Features
- Consists of 1 Clock lane and up to 4 Data lanes
- MIPI DPHY V1.1 specifications
- Supports both high speed and low-power modes
- 80 Mbps to 1.5 Gbps data rate in high speed mode
- 10 Mbps data rate in low-power mode
- High Speed Deserializers included
- Low power dissipation
Deliverables
- Specifications
- GDSII
- LVS netlist
- LEF file
- Verilog Model
- Timing Model
- Integration Guidlines
- RTL
- Documentation
- One year support
Block Diagram of the MIPI D-PHY Receiver IP Core
View MIPI D-PHY Receiver full description to...
- see the entire MIPI D-PHY Receiver datasheet
- get in contact with MIPI D-PHY Receiver Supplier
MIPI D-PHY
- MIPI C-PHY V1.1 TSMC 28nm HPC+
- MIPI CSI-2 Receiver v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- MIPI CSI-2 Tansmitter v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- MIPI D-PHY / C-PHY Combo IP for TSMC 22nm
- MIPI D-PHY 2.0Gbps (4-lanes RX) TSMC 16FF+LL
- MIPI D-PHY in TSMC (40nm, 28nm, 16nm, 12nm, 7nm)