English
2-stage Power Amplifier 14.5GHz ultra-efficient Dual-Drive™ PA
You are here:
MIPI D-PHY Rx IP, Silicon Proven in UMC 55LP
The MIPI D-PHY Analog RX IP Core completely complies with the D-PHY specification, version 1.2. The Display Serial Interface (DSI) and MIPI Camera Serial Interface (CSI-2) protocols can be utilized. Four data lanes and one clock lane make up this RX PHY's configuration. The D-PHY consists of a digital back end for controlling I/O operations and an analogue front end for producing and receiving electrical level signals. The intrinsic resistor is automatically terminated.
View MIPI D-PHY Rx IP, Silicon Proven in UMC 55LP full description to...
- see the entire MIPI D-PHY Rx IP, Silicon Proven in UMC 55LP datasheet
- get in contact with MIPI D-PHY Rx IP, Silicon Proven in UMC 55LP Supplier
Block Diagram of the MIPI D-PHY Rx IP, Silicon Proven in UMC 55LP
MIPI DPHY Rx IP
- MIPI C-PHY/D-PHY Combo RX+ IP 4.5Gsps/4.5Gbps in TSMC N5
- MIPI C-PHY/D-PHY Combo CSI-2 RX+ IP (6.0Gsps/trio, 4.5Gbps/lane) in TSMC N6
- MIPI C-PHY/D-PHY Combo RX IP 4.5Gsps/4.5Gbps in TSMC N7
- MIPI D-PHY Tx IP, Silicon Proven in TSMC 22ULP
- MIPI D-PHY Universal Tx / Rx v1.1 @1.5ghz Ultra Low Power for IoT & Wearables
- MIPI D-PHY Rx IP, Silicon Proven in TSMC 28HPC+