MIPI D-PHY Tx IP, Silicon Proven in TSMC 22ULP

The MIPI D-PHY Analog TX IP Core adheres fully to version 1.2 of the D-PHY specification. It supports both the MIPI Camera Serial Interface (CSI-2) and the Display Serial Interface (DSI) protocols. This TX PHY comprises one clock lane and four data lanes. The D-PHY integrates an analog front end responsible for generating and receiving electrical level signals, along with a digital back end controlling the I/O functions. Additionally, it features an internal termination resistor with auto-calibration. This MIPI DSI PHY (MIPI TX DPHY) includes a PLL, a Clock Lane, and four Data Lanes for MIPI DSI data transmission. Moreover, the D-PHY can function as a 5V tolerance GPIO bank.

• see the entire MIPI D-PHY Tx IP, Silicon Proven in TSMC 22ULP datasheet
• get in contact with MIPI D-PHY Tx IP, Silicon Proven in TSMC 22ULP Supplier