English
You are here:
MIPI D-PHY v1.1 / v1.2 IP in TSMC (12/16nm, 28nm, 40nm, and 55nm process)
M31 provides silicon-proven D-PHY in different process nodes. The D-PHY IP follows MIPI D-PHY v1.1/v1.2 spec and supports full range of high-speed (HS) and low-power (LP) data transfer. It is compliant to the PPI interface which allows seamless integration with upside controllers for Camera Serial Interface (CSI-2) and Display Serial Interface (DSI) protocols. Car manufacturers are also adopting MIPI specifications because the solutions are mature, relatively simple to use. M31 provides certified and compact PHY to support automotive applications.
View MIPI D-PHY v1.1 / v1.2 IP in TSMC (12/16nm, 28nm, 40nm, and 55nm process) full description to...
- see the entire MIPI D-PHY v1.1 / v1.2 IP in TSMC (12/16nm, 28nm, 40nm, and 55nm process) datasheet
- get in contact with MIPI D-PHY v1.1 / v1.2 IP in TSMC (12/16nm, 28nm, 40nm, and 55nm process) Supplier
MIPI D-Phy IP
- MIPI CSI-2 Controller Core
- MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI DSI Receiver Controller v1.3
- MIPI DSI Transmit Controller v1.3
- MIPI CSI-2 controller Receiver v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.