MIPI-DPHY Transmitter 1Gbps 1~4-Lane
Features
- Input Clock Frequency 20MHz-187.5MHz
- Output Clock Frequency 80MHz-750MHz
- Both Edge: Output Data Rate 160Mbps-1.5Gbps
- Single Edge: Output Data Rate 80Mbps-750Mbps
- MIPI Alliance Specification for DPHY v1-1 compliant
- Low Power single 1.2V (Option: 1.8/2.8/3.3V)
- 200mV swing MIPI D-PHY for low EMI
- Maximum Port: Clock 1 port / Data 1-4 port
- PLL/Escape Mode circuit Options (Not include Lane control circuit)
Benefits
- We uninvested form VC and other company now, so our IP can be very cheep.
- Our ASIC partner is GUC, Faraday, Megachips, Fujitsu, Toshiba, Alchip, VeriSilicon, PGC, KeyAsic.
- We can make Custom-IP from this IP.
- We are supplying circuits-macro for other IP license. And the customer can make hard-macro from circuits-macro.
Deliverables
- Datasheet
- GDSII data
- SPICE netlist for LVS
- Timing models
- LEF file
- Verilog model
- Final simulation result
- Layout layer map file
- LVS and DRC log files
- Guideline
- options:
- Circuits data
- Simulation enviloment files
- IBIS or Hspice netlist file
View MIPI-DPHY Transmitter 1.5Gbps 1~4-Lane full description to...
- see the entire MIPI-DPHY Transmitter 1.5Gbps 1~4-Lane datasheet
- get in contact with MIPI-DPHY Transmitter 1.5Gbps 1~4-Lane Supplier
MIPI-DPHY Transmitter
- MIPI CSI-2 Tansmitter v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- MIPI D-PHY Universal Lane 16FFC IP for Automotive
- MIPI D-PHY Transmitter in TSMC 28nm LP
- MIPI D-PHY Transmitter in Samsung 28nm FDSOI
- MIPI D-PHY/LVDS Combo Transmitter for Automotive
- MIPI D-PHY CSI Transmitter in TSMC 28nm HPC+