English
Rambus DPA Resistant Cryptographic Accelerator Core ChaCha20 – Fast
You are here:
MIPI DSI Host IP Core
HIP 3500 is MIPI DSI Host (TX) IP core. HIP 3500 receives pixel data and commands from the host processor through AXI/AHB interface and sends data to PPI interface. HIP 3500 is highly configurable IP core allowing optimal solution for many applications based on display panel control. HIP 3500 supports the transmission in forward and reverse directions.
DSI (Display Serial Interface) defines protocol between host processor and a peripheral such as Display device, based on MIPI Alliance specifications for mobile devices interfaces, which operates with pixels and command sets specified in the DCS standard. Its purpose is to send pixels and commands to the peripheral such as Display and receives back pixel or status information from the peripheral.
DSI (Display Serial Interface) defines protocol between host processor and a peripheral such as Display device, based on MIPI Alliance specifications for mobile devices interfaces, which operates with pixels and command sets specified in the DCS standard. Its purpose is to send pixels and commands to the peripheral such as Display and receives back pixel or status information from the peripheral.
View MIPI DSI Host IP Core full description to...
- see the entire MIPI DSI Host IP Core datasheet
- get in contact with MIPI DSI Host IP Core Supplier
Block Diagram of the MIPI DSI Host IP Core IP Core
