English
You are here:
MIPI M-PHY in TSMC (28nm, 16nm, 12nm, 10nm)
The silicon-proven DesignWare® MIPI® M-PHY IP, compliant with the latest MIPI M-PHY v4.1 specification, supports multiple gears and a broad range of high-speed interfaces for applications including the JEDEC Universal Flash Storage (UFS), and the MIPI Low Latency Interface (LLI) and UniPro interfaces. By providing an application-oriented M-PHY IP that operates at multiple speeds and is interoperable with multiple protocols, Synopsys enables designers to “future-proof” their designs, while reducing the risk and cost of integrating MIPI interfaces into baseband, application processors and mobile integrated circuits (ICs).
When the DesignWare MIPI M-PHY IP is combined with the DesignWare Universal Flash Storage (UFS) Host Controller IP and DesignWare MIPI UniPro Controller IP, Synopsys provides a single vendor UFS IP solution that designers can easily integrate into application processors with less risk, while speeding time-to-market of advanced SoCs and device integrated circuits (ICs).
When the DesignWare MIPI M-PHY IP is combined with the DesignWare Universal Flash Storage (UFS) Host Controller IP and DesignWare MIPI UniPro Controller IP, Synopsys provides a single vendor UFS IP solution that designers can easily integrate into application processors with less risk, while speeding time-to-market of advanced SoCs and device integrated circuits (ICs).
Features
- Extended Reference clock support: 19.2, 26, 38.4 and 52MHz
- Common lane configuration support for mobile IC applications
- Fast entering and recovery from/to low-power modes
- Optimized EMI performance through the use of slew rate control and dithering
- Large and small amplitude
- Sophisticated clock recovery mechanism
- Power efficient clock circuitry for high-speed and low-speed clock generation
- Advanced test features simplifies debug and production test procedures
Benefits
- Compliant with MIPI M-PHY v4.1 specification
- Supports MIPI LLI, UniPro, JEDEC UFS protocols
- Supports High-Speed (HS) Gear1, Gear2, Gear3 A/B, and Gear 4 A/B modes
- Supports M-PHY Type-I
- Modular architecture allows multiple lane configuration • Low-speed Pulse-width Modulation (PWM) Gear1 to Gear5 in Type-I LS implementation
- Low-power operation, small area and low latency
- Future-proof for upcoming protocol enhancements
- Supports advanced process technologies
- Easily integrates with DesignWare MIPI UniPro and UFS Host
Deliverables
- Databook
- Application notes
- Integration guidelines
- Verilog behavioral model
- Abstract LEF and timing LIB files
- GDSII layout database
Applications
- Chip-to-chip low-power interconnects
- Smartphones
- Tablets, ultrabooks, netbooks
- Gaming
- Digital cameras, camcorders
- Storage
- Wireless communication
- Set-top boxes
- Smart TVs
- Automotive ADAS and infotainment
- Drones
- Augmented/virtual reality
View MIPI M-PHY in TSMC (28nm, 16nm, 12nm, 10nm) full description to...
- see the entire MIPI M-PHY in TSMC (28nm, 16nm, 12nm, 10nm) datasheet
- get in contact with MIPI M-PHY in TSMC (28nm, 16nm, 12nm, 10nm) Supplier