MIPI M-PHY TSMC40LP
The architecture is customizable and allows support from 1 to 4 lanes for increased throughput. It is designed with ease of integration in mind. The PHY is small, low power and contains all IOs including primary and secondary ESD.
View MIPI M-PHY TSMC40LP full description to...
- see the entire MIPI M-PHY TSMC40LP datasheet
- get in contact with MIPI M-PHY TSMC40LP Supplier