English
You are here:
MIPI Universal D-PHY in UMC 40nm LP
The MXL-DPHY-UNIV is a high-frequency low-power, low-cost, source-synchronous, Physical Layer that supports the MIPI Alliance Standard for D-PHY.
The IP can be configured as a MIPI Master or MIPI Slave optimized for camera interface (CSI-2) and display (DSI) applications.
The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed data traffic while low powerfunctions are mostly used for control.
The IP can be configured as a MIPI Master or MIPI Slave optimized for camera interface (CSI-2) and display (DSI) applications.
The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed data traffic while low powerfunctions are mostly used for control.
View MIPI Universal D-PHY in UMC 40nm LP full description to...
- see the entire MIPI Universal D-PHY in UMC 40nm LP datasheet
- get in contact with MIPI Universal D-PHY in UMC 40nm LP Supplier
Block Diagram of the MIPI Universal D-PHY in UMC 40nm LP
Video Demo of the MIPI Universal D-PHY in UMC 40nm LP
We demonstrate our customer demo, the Lattice Crosslink FPGA Video Bridge, featuring Mixel's MIPI D-PHY Universal IP.
MIPI M-PHY IP
- MIPI M-PHY in TSMC (28nm, 16nm, 12nm, 10nm)
- UFS 2.1 Host Controller compatible with M-PHY 3.1 and UniPro 1.6
- MIPI M-PHY Gear4 IP (Silicon Proven in TSMC 12FFC)
- MIPI M-PHY v3.1 IP in TSMC(12/16nm, 28nm, 40nm, and 55nm)
- UFS 3.0 Host Controller compatible with M-PHY 4.0 and UniPro 1.8
- MIPI M-PHY G4 Designed For TSMC 28nm HPC+