English
360 MHz Oscillator for SoC Integration and Hardware Security (22 nm, multiple clock outputs)
You are here:
Multi-Standard DVB-T2/C2/S2 Decoder IP Core
The Multi-Standard DVB-T2/C2/S2 Decoder IP Core converts demodulated I/Q signals into a bit stream for use by the video decoder. This includes all de-interleaving, FEC decoding and output processing.
View Multi-Standard DVB-T2/C2/S2 Decoder full description to...
- see the entire Multi-Standard DVB-T2/C2/S2 Decoder datasheet
- get in contact with Multi-Standard DVB-T2/C2/S2 Decoder Supplier
Block Diagram of the Multi-Standard DVB-T2/C2/S2 Decoder IP Core
