English
You are here:
Noise Quencher® Capless LDO (Silicon-proven 180 nm, 300 mA, excellent supply noise rejection and fast settling)
The Capless LDO IP core is optimized for Application Specific Integrated Circuits (ASICs), System-on-a-Chip (SOC) and microprocessor integration. The Capless LDO can hold a steady output voltage reference without using an external capacitor. The LDO uses Noise Quencher(TM) Technology to provide unparalleled power supply rejection at high frequencies.
Features
- Input Power Supply: 2.3 V to 3.6 V
- Output Voltage: 0.8 to 3.3 V (programmable)
- Maximum Load Current: 300 mA
- Contact Vendor for Product Brief
Benefits
- Adds value to your microchip with embedded power management
- Fewer components and smaller board area (NO external capacitor)
- Improved reliability
- Reduced inventory and reduced BOM management overhead
- Longer battery life (save power through integration)
- Low risk for customer product/program with a silicon proven capless LDO IP core.
Deliverables
- GDSII
- Spice Netlist and/or Cadence Schematic
- IP Datasheet, User’s Guide, and Test Plan
- Behavioral Model
View Noise Quencher® Capless LDO (Silicon-proven 180 nm, 300 mA, excellent supply noise rejection and fast settling) full description to...
- see the entire Noise Quencher® Capless LDO (Silicon-proven 180 nm, 300 mA, excellent supply noise rejection and fast settling) datasheet
- get in contact with Noise Quencher® Capless LDO (Silicon-proven 180 nm, 300 mA, excellent supply noise rejection and fast settling) Supplier
Power Management IP
- eFPGA Tile with power management for TSMC 40ULP & 40LP
- Intelligent Sensor and Power Management Design Platform
- Power Management Unit (2.3 - 3.0V output voltage, load current 150mA)
- Customizable Power Management Platform
- SC12MC Power Management Kit - UMC 28 nm L28HPM
- SC7 Power Management Kit - TSMC 110 nm CV011NG